SSA: Microsecond Level Clock Synchronization Based on Machine Learning for IoT Devices

Zhuochen Fan, Yanwei Xu, Peng Liu, Xiaodong Li, Ruwen Zhang, Tong Yang, Member, IEEE, Wenfei Wu, Member, IEEE, Yuqing Li, Li Chen and Gong Zhang, Member, IEEE

Abstract—Clock synchronization is an essential but challenging task for IoT devices. The state-of-the-art data-driven Huygens solution cannot achieve accuracy for IoT networks, because the devices are usually weak in power to make massive timestamp probing for data-driven solutions. We propose the SSA clock synchronization scheme to improve the Huygens algorithm. First, SSA has a sliding window mechanism to accumulate data points for the data-driven SVM algorithm in Huygens, which complements the issue of insufficient data points. Second, SSA applies a smoothing method to the periodical estimated clock offset and drift, which eliminates the noise introduced by the larger sliding window. Third, SSA makes an adaptive clock correction instead of the periodical correction in Huygens so as to avoid correcting the clock before the algorithm could stably estimate and smooth the clock offset and drift. We conduct extensive experiments on a real device (Huawei Sound X), and the results shows that our SSA can achieve synchronization accuracy of around 20 microseconds in the actual working environment.

Index Terms—Clock synchronization, offset, drift, sliding window, smoothing, adaptive correction, machine learning

# I. INTRODUCTION

C LOCK synchronization plays a fundamental role in the process of data collection and transmission [1]–[3] for various explosively-growing IoT applications, such as high-speed communications [4]–[6], industrial automation [7]–[9], and smart healthcare systems [10]–[12], etc. Specifically, synchronized clocks can provide timestamps to decide the order of events among multiple devices, which further decides the correctness or performance of the above mechanisms. Thus, the granularity of synchronization accuracy could directly affect the atop applications and the consequent quality of user experience (QoE) [13], [14]. For example, the clock

This work was supported by Key-Area Research and Development Program of Guangdong Province 2020B0101390001, National Natural Science Foundation of China (NSFC) (No. U20A20179, 61832001).

Z. Fan, P. Liu, X. Li, R. Zhang, and W. Wu are with the School of Computer Science and National Engineering Laboratory for Big Data Analysis Technology and Application, Peking University, Beijing 100871, China (e-mail: {fanzc, zrw, wenfeiwu}@pku.edu.cn, lxdong0128@stu.pku.edu.cn, 96pengpeng@gmail.com).

Corresponding author Tong Yang is with the School of Computer Science and National Engineering Laboratory for Big Data Analysis Technology and Application, Peking University, Beijing 100871, China, and also with the Peng Cheng Laboratory, Shenzhen 518066, China (e-mail: yangtonge-mail@gmail.com).

- Y. Xu and G. Zhang are with the Theory Lab, Central Research Institute, 2012 Labs, Huawei Technologies Co., Ltd., China (e-mail: {xuyanwei1, nicholas.zhang}@huawei.com).
- Y. Li is with the the School of Cyber Science and Engineering, Wuhan University, Wuhan 430072, China (e-mail: li.yuqing@whu.edu.cn).
- L. Chen is with the Zhongguancun Laboratory, Beijing 100190, China (e-mail: lichen@zgclab.edu.cn).

synchronization of the left and right channels of a smart speaker in a stereo scene should preferably not exceed 1 millisecond, otherwise the human ear can discern it [15]–[17].

A variety of clock synchronization solutions are proposed, which can provide accuracy at different granularity in their own scenarios. For example, well-known schemes are Network Time Protocol (NTP) [18], Precision Time Protocol (PTP) [19], Referencing Broadcast Synchronization (RBS) [20], Time-synchronization Protocol for Sensor Network (TPSN) [21], Flooding Time Synchronization Protocol (FTSP) [22], Pair Broadcast Synchronization (PBS) [23], Datacenter Time Protocol (DTP) [24] and others [10], [25], [26], while new schemes have been proposed in recent years, such as Huygens [27], DPTP [28], M-PTP [29] and others [30]-[34]. Some of them [24], [27]–[29], [31] can even achieve nanosecond (ns)synchronization accuracy. However, they are heavyweight, i.e., they incur a huge hardware overhead or complex deployment/implementation to work properly, which is unacceptable for common IoT devices. For specific IoT devices<sup>1</sup> deployed on commercial-grade hardware, the finest granularity achievable with current clock synchronization efforts, as far as we know, is only on the order of milliseconds (ms) (e.g., [7], [33], [34],[36]–[38]).

Among the clock synchronization solutions, data-driven algorithms combine the massive data measurement and data analytic or machine learning methods to improve the synchronization accuracy. The Huygens algorithm [27] is a representative solution that provides the state-of-the-art most finegrained accuracy of tens of to hundreds of nanoseconds. The Huygens algorithm periodically measures massive data points of probing timestamps between devices, applies Support Vector Machine (SVM) [39] to the data within each period to estimate the clock offset and clock drift, and corrects the clock according to the estimated clock offset and drift. Such a design has shown its success in the device synchronization in a data center environment.

However, IoT devices' properties prevent the data-driven approach to be applied. Essentially, the IoT devices usually have insufficient computation/communication capabilities to make massive measurements, but also the wireless environment and software measurement component could be rather noisy; thus, it is challenging to apply data-driven methods to eliminate noises in IoT device's measurement data.

<sup>1</sup>Commercial-grade IoT devices in this paper mainly refer to relatively small devices built on traditional hardware platforms such as microprocessors or microcontrollers [35], *etc*.

We propose the SSA clock synchronization scheme to overcome this challenge, which consists of three techniques: Sliding Window, Smoothing and Adaptive Correction. It inherits Huygens's periodical measurement, estimation, and correction but makes three improvements as follows: (1) It introduces a Sliding window mechanism to complement the insufficient data points within each interval, where each window spans multiple intervals. (2) It applies a Smoothing method to denoise the estimation among intervals. (3) And it Adaptively corrects device clock based on the estimation and smoothing result. Our prototypes and experiments show that in the actual working environment of the smart speaker (Huawei Sound X) with 5GHz WiFi, the average clock offset and drift of SSA are 19.97  $\mu s$  and 0.91  $\mu s/s$ , which are 5.27 and 4.90 times better than the original Huygens, respectively. The experimental results validate the effectiveness of our three improvements/techniques.

Our key contributions: 1) Our above SSA scheme successfully adapts the original Huygens from the data center scenario to the Wireless Local Area Network (WLAN) scenario where ordinary IoT devices generally work, and significantly promotes the synchronization granularity of ordinary IoT devices: from millisecond (ms) to microsecond  $(\mu s)$  level; 2) Compared with other state-of-the-art data-driven schemes, we are the first to actually implement the proposed solution from the algorithm/system level to the product level.

The remaining part of this paper is organized as follows. Section II describes the latest related work, background, and motivation of clock synchronization for IoT devices. Section III describes the design of **SSA**. Section IV presents the implementation and evaluation of **SSA**. And Section V concludes this paper.

#### II. BACKGROUND AND MOTIVATION

## A. State-of-the-Arts

## 1) Data-driven methods for clock synchronization:

In practice, synchronization protocols are likely to suffer from noise such as network fluctuations and queuing delays, which significantly reduces accuracy. And researchers tried data-driven correction methods to eliminate the noise. Huygens [27] uses SVM to remove abnormal points during synchronization and adopts the median values (hyperplane) as the measured clock offset, and further obtains the drift. SLMT [30] uses linear programming to estimate clock offset and drift, employs temperature compensation and assumes piecewise linearity of the clock. To alleviate the delay asymmetry of the Internet, the multi-hop precision time protocol (M-PTP) [29] calculates the distribution of random delays based on SVM, and then utilizes the L-estimator to estimate the offset. It requires that both nodes to be synchronized must support PTP and be deployed on expensive switches.

# 2) Hardware/Physical methods for clock synchronization:

DPTP [28] implements clock synchronization on the network data-plane by designing programmable switching ASICs, but it requires expensive hardware support. Sundial [31] utilizes specialized hardware to provide a failure-tolerant periodic clock synchronization that restores back-up clocks by

performing fast failure detection. Graham [32] builds a failure model based on the physical properties of the local clock and the desired synchronization accuracy, and fits enough data points collected from large-scale commodity sensors to further improve the accuracy.

#### 3) Clock synchronization for IoT devices:

At present, there are very few clock synchronization mechanisms specifically proposed for ordinary IoT devices, and they can almost achieve millisecond granularity. For example, some work [33], [36], [37] achieves granularity of around tens of milliseconds, while others [7], [34], [38] can achieve a synchronization fine-grained range of about  $0.1 \sim 1 \ ms$  with better hardware assistance.

**Summary:** We enumerate some of the above state-of-the-art clock synchronization schemes for comparison in Table I, where Hardware Requirements refer to the hardware requirements (combined price and deployment cost, *etc.*) to achieve the synchronization granularity shown. Although some of them can reach the granularity of tens of nanoseconds, the hardware constraints of ordinary IoT devices do not allow them to reach such accuracy.

#### B. Preliminaries of Huygens

Clock offset and drift. We use the symbols in Table II to elaborate the clock synchronization. IoT devices use quartz crystal oscillator to count time. When the oscillator does not work in the proper environment (e.g., temperature and humidity), its resonance frequency changes, causing inaccurate time counting. And this time counting inaccuracy is called  $clock\ drift\ D$ . The clock drift accumulates over time, resulting in a  $clock\ offset\ \Delta$ . Their relationship is

$$\Delta(t) = \int_{t_0}^t D(x)dx + \Delta(t_0). \tag{1}$$

**Timestamp Probing (Fig. 1).** The clock synchronization protocol needs devices to probe each other (device-to-device). When device A probes device B, the probing packet leaves device A at A's clock time  $t^s$  and arrives at B at B's clock time  $t^r$ . Thus, we have the OWD from A to B

$$d_{AB} = (t^r - \Delta_B(t^r)) - (t^s - \Delta_A(t^s)).$$

We define the relative clock offset between A and B as  $\Delta_{AB} = \Delta_A - \Delta_B$ . Note that  $\Delta_{AB} = -\Delta_{BA}$ , and  $\Delta_{AB}$  varies with time due to clock drift accumulation.

We further make two assumptions: (1)  $t^r$  and  $t^s$  are close so that  $\Delta_B(t^r) \approx \Delta_B(t^s)$ , and (2) the one-way delay (OWD) in the two directions between A and B are the same, i.e.,  $d_{AB} = d_{BA}$ , denoted as d. The formula above is rewritten as

$$(t^s - t^r) = \Delta_{AB}(t^s) - d.$$

On the reverse path, each probe from  ${\cal B}$  to  ${\cal A}$  follows the formula

$$(t^r - t^s) = \Delta_{AB}(t^s) + d.$$

**The Huygens Algorithm [27].** In the Huygens algorithm, each probe from A to B would generate a data point  $x = t^s$  and  $y = (t^s - t^r)$ , and each one from B to A generates  $x = t^s$  and  $y = (t^r - t^s)$ . The two sets of data points fall

TABLE I: Comparison between state-of-the-art synchronization schemes.

| State-of-the-art Schemes    | Huygens              | M-PTP       | DPTP                 | Sundial     | Graham      | X-Sync                  | SSA (Ours) |
|-----------------------------|----------------------|-------------|----------------------|-------------|-------------|-------------------------|------------|
| Synchronization Granularity | $10s \sim 100s \ ns$ | $100s \ ns$ | $10s \sim 100s \ ns$ | $100s \ ns$ | $1\mu s$    | $100s \ \mu s \sim 1ms$ | $20~\mu s$ |
| Application Scenarios       | Data Center          | LAN         | Data Center          | Data Center | Data Center | WLAN                    | WLAN       |
| Hardware Requirements       | High                 | High        | High                 | High        | High        | Low                     | Low        |

TABLE II: symbols and their meaning.

| Symbol | Meaning                                       |  |  |
|--------|---|--|--|
| t      | the global real-world time                    |  |  |
| Δ      | a device's clock offset                       |  |  |
| C      | a device's local clock time, $C = t + \Delta$ |  |  |
| D      | a device's clock drift                        |  |  |
| $t^s$  | a probe packet's sending timestamp            |  |  |
| $t^r$  | a probe packet's receiving timestamp          |  |  |
| d      | the one-way delay (OWD)                       |  |  |





Fig. 1: The derivation process of two devices exchanging timestamps to measure clock offset.


into two parts in the x-y plane with a distance 2d. Fig. 2 shows the measurement results of the two sets. In the short measurement period,  $\Delta_{AB}(t^s)$  can be viewed as a straight line (i.e., clock drift D(t) does not have bursty variation). Thus, the Huygens algorithm applies soft-margin SVM [40] to find the two border lines of the two sets (from A to B and from B to A in Equation (1)) and the center line between the two border lines over a 2-second interval. The distance d can be calculated from the distance between lines, the clock offset  $\Delta_{AB}(t)$  (at time t) can be calculated from the line, and the clock drift is the slope of the line.

The Huygens algorithm has an optimization — coded probing — to eliminate noisy data points. When one device probes another one, it sends two consecutive packets and gets four device clock timestamps: packet 1 with  $t_1^s$  and  $t_1^r$  and packet 2 with  $t_2^s$  and  $t_2^r$ , as shown in Fig. 3. The coded probing check whether two sending timestamps and two receiving timestamps' differences  $|(t_2^r-t_1^r)-(t_2^s-t_1^s)|$  is farther than a threshold  $\epsilon$ , if the difference exceeds  $\epsilon$ , the data points are discarded as noise; otherwise, both data points are counted in the SVM algorithm.

## C. WLAN Clock Synchronization: Challenge

The synchronization of IoT devices in WLAN scenarios has two properties. First, the timestamp probing in WLAN





Clock of NIC A (sec)
(b) Data filtered by coded probing.

1.0

0.5

-98<u>∟</u>

Fig. 2: SVM processing calculation diagram of the Huygens algorithm (figures taken from Y. Geng, et.al [27]).




Fig. 3: Coded probing of the Huygens algorithm.

scenarios is noisy. In the wireless channel, the probing signal can be disturbed by the channel noise; IoT devices are exposed to open environments, and their quartz crystal oscillators can be influenced by environmental condition such as temperature and humidity [26]. Inside the devices, the clock read/write are software based, which could also be disturbed by the device OS scheduling. Second, IoT devices are weak in computation and communication [41], [42], and it is difficult for them to generate frequent and stable probing in limited time [27], [43], [44].

The two properties create a dilemma for the data-driven algorithms. Therefore, data-driven algorithms need to periodically measure timestamps and eliminate noise. But the length of the periodical measurement interval is hard to decide. If the measurement interval is too short, IoT devices cannot generate sufficient data points for the data-driven algorithm, causing the intra-interval estimation to be inaccurate; if the measurement interval is too large, the IoT device may not be in a stable state (*i.e.*, having clock drift variation), the average estimation of a long interval cannot stand for the instantaneous estimation at the end of the interval.

#### D. Our Proposed Solution

We propose SSA to overcome the challenge. SSA is a combination of three improvements for Huygens — Sliding window, Smoothing, and Adaptive correction. SSA makes periodic measurement, estimation, and correction like Huygens. To overcome the issue of insufficient data point within each interval, it introduces a sliding window mechanism to collect more data for the SVM based estimation. The sliding window looks backward to previous intervals and accumulate sufficient data points for SVM. However, the sliding window may introduce cross-interval noise, thus SSA further applies data smoothing to the per-interval estimation from SVM. SSA applies linear regression for this smoothing.

Finally, even with the sliding window, the device still takes a while to accumulate data points in the beginning and after resetting the clock drift. With sufficient data points, perinterval SVM based estimation can be stable. **SSA** checks the standard deviation of the clock drift estimation in past intervals, and adaptively chooses to correct the clock only when the standard deviation is small.

# E. The Tool: SVM

**SVM** is a powerful supervised learning algorithm for linear and nonlinear classification. A linear SVM is provided by the set of data points  $(x_i, l_i)$   $(1 \le i \le N)$ , where  $x_i$  is  $\mathbb{R}^2$ , and  $l_i$  is a binary label, *i.e.*, the "upper bound point" or "lower bound point" in Fig. 2. SVM classifies points with similar labels, and its goal is to find a hyperplane so that the distance from it to the nearest data point of each label is maximized.

In this paper, we use SVM to "naturally" (non-artificial labeling) distinguish the two classes of data points generated by the two probing directions, namely "upper bound point" and "lower bound point". Note that these two sets of probes are on different devices, and their measurements are not shared with each other: each device measures independently and does not

perform duplicated calculations. Since noise is likely to cause these two classes of data points to be mixed together, we can ensure the accuracy of SVM by tuning the SVM parameter svmC to denoise and separate the two classes of data points. svmC illustrates the tolerance/elasticity of the SVM model to misclassification (i.e., failure to distinguish two classes of data points). The larger svmC is, the less error-tolerant the model is, but overfitting may occur; the smaller svmC is, the more error-tolerant the model is, but underfitting may occur. See Section IV-B for the experiments of its impact.

## III. THE SSA SYNCHRONIZATION ALGORITHM

# A. Overall Workflow

We divide the workflow of **SSA** into three main steps: 1) Time slicing and estimation of clock offset and drift; 2) Smooth clock offset and drift; 3) Adaptive correction of clock frequency. The details are as follows.

- STEP 1. In SSA, the time is discretized into multiple time slices. Within each time slice, coded probing is applied to collect data points similarly to Huygens (see Section II-B for details). At the end of each time slice, the sliding window mechanism is used to accumulate data points, and the SVM algorithm is applied to estimate the clock offset and drift. The raw measurement data points and the estimated clock offset and drift are stored in the database.
- STEP 2. Next, SSA smooths the estimated clock offset and drift. After the measurement and estimation of a time slice ending at time t, the algorithm fetches the estimation in previous intervals and applies linear regression [45]. In this way, smoothed offset and drift are the points on the regressed line at t, which are later stored in the database.
- STEP 3. Then, SSA computes the standard deviation of the smoothed clock drift in the current and past few intervals.
   If the standard deviation is small and less than a predefined threshold: it indicates that sufficient data points have been collected and the result is well denoised. Therefore, the clock is corrected; otherwise, the clock is not corrected.

In the following Section III-B to III-D, we describe the three techniques corresponding to the above three steps, respectively.

## B. Sliding Window Technique

Huygens is deployed in data center networks with strong computing power. It chooses the measurement slice/interval to be 2 seconds, so a large number of data points can be generated in each interval. However, common IoT devices lack resources to provide such frequent probes, resulting in an insufficient number of timestamps for the SVM algorithm to guarantee measurement accuracy. For example, the Huawei Sound X [46] can only achieve 250 probes within an interval of 2 seconds during normal work, unless we are willing to consume a lot of computing resources to make more probes. In particular, when more than two devices are to be synchronized, more sparse data points have to be dealt with as one device (acting as a server) has to send/receive data with multiple devices at the same time.

In **SSA**, devices send probes as fast as they can, and still apply coded probing to filter noisy probes. At the end of each




Fig. 4: Example of sliding time slices. Through sliding window technique, even if each interval has only 250 sets of data, 1000 sets of data can be provided for each processing.

interval, our algorithm looks backward to a window in early intervals until the accumulated data points in the previous neighboring intervals is sufficient for the SVM algorithm. **SSA** then use SVM to compute the clock offset and drift at the end of the interval, which is called the estimated clock offset and drift.

As shown in the Fig. 4, suppose we need to provide 1000 sets of timestamp data per interval when using independent time slices. Through the sliding window technique, we only need to provide 250 sets of data in each interval. However, it is necessary to combine the data in multiple intervals in the calculation. For example, when calculating the clock offset and drift of the  $4^{th}$  interval in the  $5^{th}$  interval, the sliding window needs to use a total of 1000 sets of data for the  $1^{st}$   $\sim 4^{th}$  interval. Specifically, the timestamp batch-processing based on sliding window includes the following three steps:




Fig. 5: The process of timestamps batch-processing based on sliding time slices.

- 1) In the current time slice, k probings are performed between the probing device and the probed device, and 4 timestamps are generated during each probing to indicate the sending and receiving time of the packet on the two devices. The number of probings k depends on the amount of data required for SVM training and the length of the time slice. Then, we use the coded probing to filter the k groups of timestamp data, and the filter threshold is set according to the probing frequency.
- The timestamps collected in the current time slice should be corrected according to the cumulative clock correction value recorded in the time slice database before processing,

- restored to the value when the clock was not corrected, and then stored in the timestamp database.
- 3) Take a certain amount of timestamps from the timestamp database according to the amount of data required for training, and then use these data to calculate the clock offset Δ and drift D (estimated clock offset and drift), and the calculation results are stored in the time slice database after smoothing.

#### C. Smoothing Technique

A longer sliding window may introduce more noise, resulting in inaccurate data obtained, which may cause fluctuations and instability of the clock offset and clock drift calculated by each time slice. Therefore, **SSA** applies linear regression [45] to smooth the calculation results, *i.e.*, use the clock offset values of the last several time slices/intervals to calculate the clock offset and drift of the current interval, which will be used as a basis for clock correction.




Fig. 6: The process of smoothing measurement results using linear regression.

SSA first obtains the clock offset  $\Delta_1, \Delta_2, \cdots, \Delta_m$  of the last m time slices/intervals from the time slice database, and the start time of the time slice  $t_1, t_2, \cdots, t_m$ . Then, these data are linearly regression processed with the clock offset  $\Delta_0$  and the start time  $t_0$  of the current time slice. Taking the time t of each time slice as the independent variable and the clock offset  $\Delta$  as the dependent variable, linear regression is used to obtain the regressed clock offset line. Based on this, the newly smoothed clock offset  $\Delta_0^*$  at the end of the current time slice is obtained, and the ratio of the regressed line  $D_o^*$  is the clock drift. Finally, SSA stores the smoothed data of the current time slice in the time slice database, and performs clock correction accordingly.

#### D. Adaptive Correction Technique

Clock offset correction refers to modifying the time of the device, and clock drift correction refers to adjust the device time counting frequency so as to compensate the drift difference between two clocks. In most solutions, the clock correction is operated periodically together with the offset and drift estimation.

In SSA, the clock correction is more complicated. When the system boots up, the sliding window cannot accumulate sufficient data points, causing the SVM and the smoothing not to be able to denoise effectively. In this case, it is not proper to correct the clock. A good intuition is to check the




Fig. 7: The process of clock adaptive correction is mainly realized by flexibly setting offset threshold  $\mathcal{T}_O$  and drift threshold  $\mathcal{T}_D$ .

stability of the clock drift first (lower standard deviation means less noise), and correct the clock when the drift is stable.

Thus, the overall clock correction is as follows (Fig. 7). The algorithm checks in the standard deviation of the smoothed clock drift within a short duration and a long duration. There are three cases. (1) If the standard deviation  $Std_D$  in the short duration  $(N_D)$  intervals is smaller than a threshold  $\mathcal{T}_D$  (i.e., stable), both the clock offset and clock drift are corrected. (2) Otherwise, the standard deviation  $Std_D$  in the long duration  $(N_D)$  intervals is checked with a threshold  $\mathcal{T}_D$ . If  $Std_D$  is smaller than  $\mathcal{T}_D$  (i.e., relatively stable), the clock offset is corrected (but the clock drift is not). (3) If both  $Std_D$  and  $Std_D$  exceed their thresholds, the clock is not corrected.

Note that if the clock drift is corrected, *i.e.*, *Case 1*, the sliding window should not span intervals before drift correction. And there would not be sufficient data points problem in near future to make a window, and the algorithm is reset and warms up again. If the clock offset is correct, *i.e.*, *Case 2*, when the sliding window still accumulates data point between intervals, but it would apply the offset correction to data points in early intervals (before the correction) so that all data points in an SVM calculation have the same time counting baseline.

#### IV. EVALUATION

## A. Experimental Settings

Implementation. We directly evaluate the SSA synchronization algorithm in the Huawei's smart speaker product – Huawei Sound X [46]. In particular, Huawei Sound X (Linux) has a 32bit ARMV7 with 900MHz frequency, supports 802.11 a/b/g/n/ac WLAN in 2.4GHz/5GHz dual frequency<sup>2</sup>, and Bluetooth 5.0. All code was implemented in C++. Our experimental evaluation includes **parameter tuning** and **system-synthetic experiments** (*i.e.*, under real Huawei Sound X working conditions).

**Evaluation Metrics.** For parameter tuning, we only use **clock drift** measurements. For system-synthetic experiments, we use both **clock offset and drift** measurements.

**Baseline.** The original **Huygens** algorithm [27], disabling our **SSA** with three techniques.

# B. Results of Parameter Experiments

(1) Impact of the type of timestamp acquisition. It also determines the type of clock adjustment. This experiment compares two types: soft (network-card-driven timestamp), emu (user mode timestamp). The difference between them is that the availability of soft timestamp is based on the actual situation of the network card on the host, while emu timestamps can be supported by any host. As shown in Fig. 8, the soft type is obviously more stable than the emu type. Therefore, we must choose soft type in system synthetic experiments.




Fig. 8: The impact of the type of timestamp acquisition, where soft type is stable much earlier.

- (2) Impact of SVM parameter (svmC). It is the elastic parameter (also called penalty parameter in SVM) for calculating the clock offset. Since it is not a sensitive parameter, we take svmC = 0.01, 0.1, 1, 10 as empirical values to better observe its impact through this experiment. As shown in Fig. 9, the drift at svmC = 0.1 tends to stabilize at the earliest, followed by the drift at svmC = 1. Additionally, the drift at svmC = 0.01 is the latest to stabilize, while the drift at svmC = 10 fluctuates the most. Therefore, we choose svmC = 0.1.
- (3) Impact of the length of the sliding window (win\_len). It is the number of timestamps recorded. As shown in Fig. 10, when win\_len equals 2000 or 3000, the drift is stable at the earliest. If this value is too large or too small, it will obviously affect the stability of drift because it involves packet sending speed. This will be explained later (see the analysis of (3)-(5)). Therefore, we choose win\_len = 2000.
- (4) Impact of epoch. It represents the length of each time slice, with the unit being seconds (s). This experiment is based on the fact that we must collect enough timestamps to ensure stability. As shown in Fig. 11, clock drift with epoch = 20 shows the earliest and most stable convergence. Therefore, we choose epoch = 20.

<sup>&</sup>lt;sup>2</sup>5GHz WiFi has a larger bandwidth than 2.4GHz WiFi and may perform more stable, because Bluetooth also has a 2.4GHz frequency band, which may cause interference to IoT devices working under 2.4GHz WiFi at the same time.




Fig. 9: The impact of  ${\tt svmC},$  where  ${\tt svmC}=0.1$  is the earliest stable.




Fig. 10: The impact of win\_len, and we choose win\_len = 2000.

(5) Impact of the (packet sending) speed. Its unit is Packet Per Second (PPS). It can be obtained by calculating speed=1/delay, where delay represents the time interval between two consecutive probe packets sent by the host (unit is  $\mu s$ ). As shown in Fig. 12, clock drift with speed = 285.7 shows the earliest and most stable convergence. However, when the speed = 285.7, the corresponding CPU usage is also the largest (no matter in the system state or the user state), as shown in Fig. 13. In fact, there is an upper limit to the speed. If the speed becomes faster, the number of timestamps in each time slice will be higher. At this time, the offset will be calculated faster, causing the system to converge and stabilize earlier. However, too fast speed also means that a large number of timestamps are collected in a short time (larger win\_len), which in turn will put a heavy burden on




Fig. 11: The impact of epoch, where epoch = 20 converges the earliest.

the CPU and cause drift/offset quality degradation. Therefore, after considering the CPU usage and synchronization accuracy, we choose speed = 71.4 (*i.e.*, delay=14000  $\mu s$  here) with the smallest CPU usage.




Fig. 12: The impact of speed, and we choose speed = 71.4 for the reasons in Fig. 13.

Analysis of (3) to (5). Our requirement for SSA is not only to ensure drift/offset stability, but also to ensure that a result can be output in a short interval to adjust the clock, which is also one of the ideal conditions for clock synchronization. In fact, if the packet sending speed is too fast, it will cause instability. This is the essential reason for using sliding windows.

(6) Impact of the offset threshold  $\mathcal{T}_O$ . It is an important component of clock adaptive correction, as shown in Section III-D, with the unit being  $\mu s$ . In this experiment, we fix the




Fig. 13: The impact of the CPU load rate when speed varies, where speed = 71.4 has the minimum CPU usage.

drift threshold  $\mathcal{T}_D=0$ , *i.e.*, not adjusting  $\mathcal{T}_D$ . Then we use 5 different  $\mathcal{T}_O$  values ( $\mathcal{T}_O=0.1,0.5,1,3,5$ ) to observe the effect on clock offset. As shown in Fig. 14, when  $\mathcal{T}_O=0.1,0.5,1$ , the offset is very unstable and jitter is obvious; when  $\mathcal{T}_O=3$ , the offset is the most stable. Therefore, we choose  $\mathcal{T}_O=3$ . In fact, the difference of  $\mathcal{T}_O$  affects the speed of convergence, but these offsets finally converge to around 40  $\mu s$ .




Fig. 14: The impact of  $\mathcal{T}_O$ , where  $\mathcal{T}_O = 3$  is the earliest stable.

(7) Impact of the drift threshold  $\mathcal{T}_D$ . It is also an important component of clock adaptive correction, as shown in Section III-D, with the unit being  $\mu s/s$ . In this experiment, we fix the offset threshold  $\mathcal{T}_O = 3$  according to the above  $\mathcal{T}_O$  experiment, and use 3 different  $\mathcal{T}_D$  values ( $\mathcal{T}_D = 0.5, 1, 3$ ) to observe the effect on both clock offset and drift. As shown in Fig. 15(b), when  $\mathcal{T}_D = 3$ , clock drift is the most stable. Correspondingly, as shown in Fig. 15(a), when  $\mathcal{T}_D = 3$ , the clock offset is obviously the smallest on average. Therefore, we choose  $\mathcal{T}_D = 3$ . We find that the values of these offsets are significantly smaller than those in Fig. 14. This is because the frequency has been adjusted (Fig. 7, left), *i.e.*, when the drifts are 0 in Fig. 15(b). The reason for frequency adjustments is based on  $\mathcal{T}_D$ , in order to make the stabilized offset more accurate.




Fig. 15: The impact of  $\mathcal{T}_D$ , where  $\mathcal{T}_D = 3$  is the earliest stable.

(b) Drift

400

Time (sec)

600

800

200

0

Analysis of (6) to (7). According to Fig. 7, the threshold is variable. We don't expect the frequency to be adjusted all the time, which leads to instability of the clock. Therefore, during the entire adaptive correction process, the drift adjustment is getting slower, but the offset has been constantly adjusted to avoid the accumulation of offset errors. In short, adaptive correction allows the clock frequency and offset to be quickly adjusted after the system is started, so that the error can be quickly reduced to a small value.

(8) Impact of the connection status of the smart speaker. Our default smart speaker is working under 2.4/5 GHz WiFi. In this experiment, we observe the impact of drift connecting to Bluetooth (BLT) and playing music under default conditions. As shown in Fig. 16, We find that clock drift is stable earlier than the default setting when connecting to BLT and playing music, *i.e.*, it seems to work better in a real working environment.





Fig. 16: The impact of the connection status, where the working environment with Bluetooth connected and playing music at the same time is stable earlier.

**Discussion of convergence:** Parameters (1) - (8) are different in sensitivity to convergence/stable time. Specifically, we can roughly sort their sensitivity according to the time values of each parameter in Fig. 8 - 16 when they all converge under different values as follows:  $(7) \approx (6) >> (2) > (4) > (5) > (3) \approx (8) > (1)$ . (6) and (7) are the most sensitive because they are the key parameters that determine the adaptive correction (Section III-D) of the clock. If they are not tuned properly, the clock will be adjusted for a long time. Similarly, (2) and (4), which are second only to (6) and (7) in sensitivity, are also directly linked to our sliding window and smoothing techniques (Section III-B and Section III-C). In general, the tuning of convergence-sensitive parameters needs to be handled with caution.

# C. Results of System-Synthetic Experiments

We select the optimal parameters for system-synthetic experiments based on the results of the above-mentioned parameter tuning. In this experiment, we show the final clock drift and clock offset under the full firepower of **SSA** and observe how much our proposed **SSA** improves the Huygens clock synchronization scheme<sup>3</sup>.

(9) Results of clock drift. As shown in Fig. 17, the experimental results show that the clock offset of SSA has obvious advantages compared with Huygens: the offset of SSA has already stabilized at a small value, but the offset of Huygens has not been stable and the value is always relatively large. For the 2.4GHz + BLT + music scenario, the drift of SSA stabilizes at an average of  $0.835 \ \mu s/s$  after about 144 seconds of system startup. The average of all its drift is  $1.30 \ \mu s/s$ , which is  $3.03 \ \text{times}$  better than Huygens. For the  $5 \ \text{GHz}$  + BLT + music scenario, the drift of SSA stabilizes at an



(a) 2.4GHz + BLT + music




Fig. 17: In the actual working environment, the clock drift of **SSA** is obviously lower than that of the Huygens.

average of 0.331  $\mu s/s$  after about 156 seconds of system startup. The average of all its drift is 0.91  $\mu s/s$ , which is 4.90 times better than Huygens. For the comparison of different scenarios of SSA, the drift of 2.4GHz + BLT + music stabilizes earlier than that of 5GHz + BLT + music, but the value of 5GHz + BLT + music is significantly smaller when it stabilizes. In Fig. 19(a), we find the drift distribution of SSA is significantly closer to the y-axis, which also proves SSA has better clock drift.

(10) Results of clock offset. As shown in Fig. 18, the experimental results show that the clock offset of SSA is still higher than that of Huygens as a whole. For the 2.4 GHz + BLT + music scenario, the average of all its offset is 19.96  $\mu$ s, which is 2.37 times better than Huygens. For the 5 GHz + BLT + music scenario, the average of all its offset is 19.97  $\mu$ s, which is 5.27 times better than Huygens. For the comparison of different scenarios of SSA, the offset variability trends of 2.4 GHz + BLT + music and 5 GHz + BLT + music

<sup>&</sup>lt;sup>3</sup>For a fair comparison, the first or first two or three consecutive large offset and corresponding drift values of **SSA** and Huygens when the system is just started are not included in the calculation of the average and CDF, because the offset values at these moments may be previous accumulation.




Fig. 18: In the actual working environment, the clock offset of **SSA** is basically lower than that of the Huygens.

are similar, but 2.4GHz + BLT + music fluctuates more obviously. What they have in common is that their offset values fluctuate slightly at about 10  $\mu s$  in the end, and the best values are 0.135  $\mu s$  (135 ns) and 0.859  $\mu s$  (859 ns), respectively. Fig. 19(b) shows that the offset distribution of **SSA** is also closer to the y-axis, proving that **SSA** has better synchronization accuracy than Huygens.

## V. CONCLUSION

Clock synchronization is fundamental, and its granularity is important. Among the clock synchronization solutions, the data-driven algorithms has attracted widespread attention in improving synchronization accuracy, and the state-of-the-art is the Huygens algorithm. However, directly adapting the Huygens algorithm to IoT devices is challenging. To address the problem, we propose an accurate microsecond-level clock synchronization, namely **SSA**, for IoT devices. We conduct extensive experiments with the Huawei Sound X in the actual WiFi-connected working environment. Experimental results




Fig. 19: In the actual working environment, the CDF of **SSA** is obviously closer to the y-axis and performs better than that of the Huygens.

show that **SSA** can achieve synchronization accuracy of around 20 microseconds.

# ACKNOWLEDGMENT

The authors would like to thank their editor(s), and the anonymous reviewers for their thoughtful feedback.

#### REFERENCES

- Y. Wu, X.-Y. Li, Y. Liu, and W. Lou, "Energy-efficient wake-up scheduling for data collection and aggregation," *IEEE Trans. Parallel. Distrib. Syst.*, vol. 21, no. 2, pp. 275–287, 2009.
- [2] K. Fan, S. Sun, Z. Yan, Q. Pan, H. Li, and Y. Yang, "A blockchain-based clock synchronization scheme in iot," Futur. Gener. Comp. Syst., vol. 101, pp. 524–533, 2019.
- [3] Y. Liu, J. Li, and M. Guizani, "Lightweight secure global time synchronization for wireless sensor networks," in *Proc. 2012 IEEE Wireless Commun. Netw. Conf.*, pp. 2312–2317, 2012.
- [4] L. Beltramelli, A. Mahmood, P. Österberg, M. Gidlund, P. Ferrari, and E. Sisinni, "Energy efficiency of slotted lorawan communication with out-of-band synchronization," *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1–11, 2021.
- [5] P. Yadav, J. A. McCann, and T. Pereira, "Self-synchronization in duty-cycled internet of things (iot) applications," *IEEE Internet Things J.*, vol. 4, no. 6, pp. 2058–2069, 2017.
- [6] Y.-H. Wei, Q. Leng, S. Han, A. K. Mok, W. Zhang, and M. Tomizuka, "Rt-wifi: Real-time high-speed communication protocol for wireless cyber-physical control applications," in *Proc. Real Time Syst. Symp.*, pp. 140–149, 2013.
- [7] S. Viswanathan, R. Tan, and D. K. Y. Yau, "Exploiting power grid for accurate and secure clock synchronization in industrial iot," in *Proc. Real Time Syst. Symp.*, pp. 146–156, 2016.

- [8] P. Ferrari, A. Flammini, E. Sisinni, S. Rinaldi, D. Brandão, and M. S. Rocha, "Delay estimation of industrial iot applications based on messaging protocols," *IEEE Trans. Instrum. Meas.*, vol. 67, no. 9, pp. 2188–2199, 2018.
- [9] B.-Y. Ooi and S. Shirmohammadi, "The potential of iot for instrumentation and measurement," *IEEE Instrum. Meas. Mag.*, vol. 23, no. 3, pp. 21–26, 2020.
- [10] A. Araujo, J. García-Palacios, J. Blesa, F. Tirado, E. Romero, A. Samartín, and O. Nieto-Taladriz, "Wireless measurement system for structural health monitoring with high time-synchronization accuracy," *IEEE Trans. Instrum. Meas.*, vol. 61, no. 3, pp. 801–810, 2011.
- [11] J. Wåhslén, I. Orhan, D. Sturm, and T. Lindh, "Performance evaluation of time synchronization and clock drift compensation in wireless personal area networks," in *Proc. Int. Conf. Body Area Networks*, pp. 153– 158, 2012.
- [12] V. Jagadeeswari, V. Subramaniyaswamy, R. Logesh, and V. Vijayakumar, "A study on medical internet of things and big data in personalized healthcare system," *Health Inf. Sci. Syst.*, vol. 6, no. 1, pp. 1–20, 2018.
- [13] A. De Angelis, P. Carbone, E. Sisinni, and A. Flammini, "Performance assessment of chirp-based time dissemination and data communications in inductively coupled links," *IEEE Trans. Instrum. Meas.*, vol. 66, no. 9, pp. 2474–2482, 2017.
- [14] Z. Yuan, T. Bi, G.-M. Muntean, and G. Ghinea, "Perceived synchronization of mulsemedia services," *IEEE Trans. Multimedia*, vol. 17, no. 7, pp. 957–966, 2015.
- [15] D. T. Kemp, "Stimulated acoustic emissions from within the human auditory system," *J. ACOUST. SOC. AM.*, vol. 64, no. 5, pp. 1386–1391, 1978.
- [16] R. C. Waters, "Time synchronization in spline," MERL report TR96-09, 1996.
- [17] T. Picton, "Hearing in time: evoked potential studies of temporal processing," *Ear Hearing*, vol. 34, no. 4, pp. 385–401, 2013.
- [18] D. L. Mills, "Internet time synchronization: the network time protocol," *IEEE Trans. Commun.*, vol. 39, no. 10, pp. 1482–1493, 1991.
- [19] J. C. Eidson, M. Fischer, and J. White, "Ieee-1588<sup>TM</sup> standard for a precision clock synchronization protocol for networked measurement and control systems," in *Proc. 34th Annu. Precis Time Time Interval Syst. Appl. Meet.*, pp. 243–254, 2002.
- [20] J. Elson, L. Girod, and D. Estrin, "Fine-grained network time synchronization using reference broadcasts," ACM SIGOPS Rev., vol. 36, no. SI, pp. 147–163, 2002.
- [21] F. Sivrikaya and B. Yener, "Time synchronization in sensor networks: a survey," *IEEE Netw.*, vol. 18, no. 4, pp. 45–50, 2004.
- [22] M. Maróti, B. Kusy, G. Simon, and A. Lédeczi, "The flooding time synchronization protocol," in *Proc. Conf. Embed. Networked Sens.* Syst., pp. 39–49, 2004.
- [23] H. Dai and R. Han, "Tsync: a lightweight bidirectional time synchronization service for wireless sensor networks," ACM SIGMOBILE Mobile Comput. Commun. Rev., vol. 8, no. 1, pp. 125–139, 2004.
- [24] K. S. Lee, H. Wang, V. Shrivastav, and H. Weatherspoon, "Globally synchronized time via datacenter networks," in *Proc. ACM Conf. Special Interest Group Data Commun.*, pp. 454–467, 2016.
- [25] G. Giorgi and C. Narduzzi, "Performance analysis of kalman-filter-based clock synchronization in ieee 1588 networks," *IEEE Trans. Instrum. Meas.*, vol. 60, no. 8, pp. 2902–2909, 2011.
- [26] M. Akhlaq and T. R. Sheltami, "Rtsp: An accurate and energy-efficient protocol for clock synchronization in wsns," *IEEE Trans. Instrum. Meas.*, vol. 62, no. 3, pp. 578–589, 2013.
- [27] Y. Geng, S. Liu, Z. Yin, A. Naik, B. Prabhakar, M. Rosenblum, and A. Vahdat, "Exploiting a natural network effect for scalable, fine-grained clock synchronization," in *Proc. USENIX Symp. Networked Syst. Des. Implement.*, pp. 81–94, 2018.
- [28] P. G. Kannan, R. Joshi, and M. C. Chan, "Precise time-synchronization in the data-plane using programmable switching asics," in *Proc. ACM Symp. SDN Res.*, pp. 8–20, 2019.
- [29] K. He, C. An, J. H. Wang, T. Li, L. Zu, and F. Li, "Multi-hop precision time protocol: an internet applicable time synchronization scheme," in *Proc. IEEE/IFIP Netw. Oper. Manag. Symp.*, pp. 1–9, 2022.
- [30] H. Puttnies, E. Schweissguth, D. Timmermann, and J. Schacht, "Clock synchronization using linear programming, multicasts, and temperature compensation," in *Proc. IEEE Glob. Commun. Conf.*, pp. 1–6, 2019.
- [31] Y. Li, G. Kumar, H. Hariharan, H. Wassel, P. Hochschild, D. Platt, S. Sabato, M. Yu, N. Dukkipati, P. Chandra, and A. Vahdat, "Sundial: Fault-tolerant clock synchronization for datacenters," in *Proc. USENIX Symp. Oper. Syst. Des. Implement.*, pp. 1171–1186, 2020.

- [32] A. Najafi and M. Wei, "Graham: Synchronizing clocks by leveraging local clock properties," in *Proc. USENIX Symp. Networked Syst. Des. Implement.*, pp. 453–466, 2022.
- [33] Z. Yu, C. Jiang, Y. He, X. Zheng, and X. Guo, "Crocs: Cross-technology clock synchronization for wifi and zigbee," in *Proc. EWSN*, pp. 135–144, 2018.
- [34] R. Hofmann, D. Grubmair, C. A. Boano, and K. Römer, "X-sync: Cross-technology clock synchronization among off-the-shelf wireless iot devices," in *Proc. Conf. Local Comput. Netw.*, pp. 115–122, 2021.
- [35] M. Tortonesi, A. Morelli, M. Govoni, J. Michaelis, N. Suri, C. Stefanelli, and S. Russell, "Leveraging internet of things within the military network environment challenges and solutions," in *IEEE World Forum Internet Things*, pp. 111–116, 2016.
- [36] S. K. Mani, R. Durairajan, P. Barford, and J. Sommers, "An architecture for iot clock synchronization," in *Proc. 8th Int. Conf. on IoT*, 2018.
- [37] S. Wang, Y. Hou, F. Gao, and S. Ma, "A novel clock synchronization architecture for iot access system," in *Proc. IEEE Int. Conf. Comput. Commun.*, pp. 1456–1459, 2016.
- [38] D. Resner, A. A. Fröhlich, and L. F. Wanner, "Speculative precision time protocol: Submicrosecond clock synchronization for the iot," in *Proc. IEEE Int. Conf. Emerging Technol. Factory Autom.*, pp. 1–8, 2016.
- [39] C. Cortes and V. Vapnik, "Support-vector networks," Mach. Learn., vol. 20, no. 3, pp. 273–297, 1995.
- [40] Q. Wu and D.-X. Zhou, "Svm soft margin classifiers: Linear programming versus quadratic programming," *Neural Comput*, vol. 17, no. 5, pp. 1160–1187, 2005.
- [41] L. Fanucci, S. Saponara, T. Bacchillone, M. Donati, P. Barba, I. Sánchez-Tato, and C. Carmona, "Sensing devices and sensor signal processing for remote monitoring of vital signs in chf patients," *IEEE Trans. Instrum. Meas.*, vol. 62, no. 3, pp. 553–569, 2012.
- [42] G. Mois, S. Folea, and T. Sanislav, "Analysis of three iot-based wireless sensors for environmental monitoring," *IEEE Trans. Instrum. Meas.*, vol. 66, no. 8, pp. 2056–2064, 2017.
- [43] C. Lenzen, P. Sommer, and R. Wattenhofer, "Pulsesync: An efficient and scalable clock synchronization protocol," *IEEE ACM Trans. Netw.*, vol. 23, no. 3, pp. 717–727, 2014.
- [44] H. Kim, X. Ma, and B. R. Hamilton, "Tracking low-precision clocks with time-varying drifts using kalman filtering," *IEEE ACM Trans. Netw.*, vol. 20, no. 1, pp. 257–270, 2011.
- [45] X. Yan and X. G. Su, Linear Regression Analysis: Linear regression analysis: Theory and Computing. World Scientific, 2009.
- [46] "Huawei Sound X," https://consumer.huawei.com/en/speakers/sound-x/.



**Zhuochen Fan** received the Ph.D. degree in computer science from Peking University in early 2023, advised by Tong Yang. His research interests include network measurements, data stream processing & algorithms, and clock synchronization. He published papers in RTSS, ICDE, TKDE, ICPP, ICNP, etc.



Yanwei Xu received the Ph.D. degree in computer science from Tongji University of China in 2012. He is currently a Senior Researcher with Theory Lab, Huawei, Hong Kong Research Center. His main research interests lie in software defined networks, network measurements and clock synchronization.



Peng Liu received the B.S. degree and M.S. degree in computer science from Peking University in 2018 and 2021, respectively. He has participated several articles in network area, advised by Tong Yang. He is interested in networks and data stream processing.



Xiaodong Li received the B.E. degree in IoT Engineering from University of Science and Technology Beijing in 2019. He is currently working toward his M.S. degree in Computer Science in Peking University Shenzhen Graduate School. His research interests mainly focus on data stream processing and programmable switches.



Ruwen Zhang received the B.S. degree in mathematics from Peking University in 2021. He is currently pursuing the master's degree with Peking University, advised by Tong Yang. He has participated several articles in network area. He is interested in networks and data stream processing.



Tong Yang received the Ph.D. degree in computer science from Tsinghua University in 2013. He visited the Institute of Computing Technology, Chinese Academy of Sciences (CAS). Now he is an associate professor with School of Computer Science, Peking University. His research interests include network measurements, sketches, IP lookups, Bloom filters, and KV stores. He is currently an Associate Editor for Knowledge and Information Systems. He published papers in SIGCOMM, SIGKDD, SIGMOD, NSDI, USENIX ATC, ICDE, VLDB, INFOCOM,

ICNP, ToN, TC, JSAC, etc.



Wenfei Wu received the Ph.D. degree in computer science from University of Wisconsin-Madison in 2015. He was an assistant professor with Institute for Interdisciplinary Information Sciences, Tsinghua University. Now he is an assistant professor with School of Computer Science, Peking University. His research interests include the information infrastructure for distributed applications, such as machine learning, cloud computing, and big data. He has served as the TPC Co-Chair for ICNP 2022 & 2021, IM 2021 and SIGCOMM 2020 & 2019 Poster and

Demo, etc. He published papers in SIGCOMM, SIGKDD, NSDI, ASPLOS, INFOCOM, CONEXT, ICDCS, ToN, TC, etc.



Yuqing Li received the B.S. degree in Communication Engineering from Xidian University, Xi'an, China, in 2014, and the Ph.D. degree in Electronic Engineering at Shanghai Jiao Tong University, Shanghai, China. She is currently an associate professor in the School of Cyber Science and Engineering at Wuhan University. Previously, she was a Researcher at Huawei Hong Kong Research Center from 2020 to 2022, and a Post-Doctoral Fellow in Hong Kong University of Science and Technology from 2019 to 2020. Her current research interests

include cloud/edge computing, network measurement, distributed machine learning, data privacy & security, and algorithmic network economics.



Li Chen received the B.E. degree, M.Phil. degree and Ph.D. degree from The Hong Kong University of Science and Technology (HKUST) in 2011, 2013 and 2018, respectively. He is currently a Research in Zhongguancun Lab. His research interests include data center networks, distributed systems, parallel computing, AI & machine learning and OAM.



Gong Zhang was a System Engineer for L3+ Switch Product in 2000. He was a Product Development Team (PDT) Leader of Smart Devices, pioneering a new consumer business for the company in 2002. He was a Senior Researcher, leading future Internet research and cooperative communication, and did Mobility Research Program in 2005. He is currently a Chief Architect Researcher and the Director of Theory Lab of Huawei 2012 Labs. He is over 17 years Research experience of system architect in Network, distributed system, and communication

system. He had contributed more than 90 patents globally.